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ABSTRACT
The increase in design cost and complexity have motivated de-
signers to adopt modular design of System on Chip (SoC) by
integrating independently designed small chiplets. However,
it introduces new challenges for correctness validation, in-
creasing chances of forming deadlock in the system involving
multiple chiplets. Although there have been many solutions
available for deadlock freedom in flat networks, the study on
deadlock issue in chiplet-based systems is still in its infancy.
A recent study suggests adding extra turn restrictions as a vi-
able solution for this problem. However, imposing extra turn
restrictions reduces chiplet design flexibility and interposer
design complexity. In addition, it may lead to non-minimal
route and traffic imbalance forming hotspots, resulting in
high latency and low throughput.
We propose Remote Control (RC), a simple routing obliv-
ious deadlock avoidance scheme. Our proposal is based on
two key observations. First, packets with destinations in the
current chiplet are blocked by packets with destinations out-
side the chiplet. Second, deadlock always involves multiple
boundary routers1. Hence, we segregate different traffics to
alleviate mutual blocking at the chiplet’s boundary routers.
Along with guarantee of deadlock freedom and performance
enhancements, our simple RC scheme also provides more
routing flexibility to both chiplet and SoC designers, as com-
pared to the state-of-the-art.
1. INTRODUCTION
With the advancements in silicon technology, Systems-
on-Chip (SoCs) are becoming more complex and expensive,
which motivates the designers to break the whole SoC into
multiple small independent chiplets for reducing design cost
and achieve better scalability. Modular design of SoCs using
2.5D integration technology is a total paradigm shift from
monolithic SoC design to hierarchical SoC design [1, 2, 3,
4, 5]. It allows the architects to design smaller indepen-
dent chiplets (e.g., CPU, GPU, and accelerators) with low
cost and complexity, and integrate them together on an in-
terposer, creating heterogeneous chiplet-based architectures.
Chiplet-based design also increases the usability of chiplets
in different SoCs and provides flexibility for the vendors to
manufacture chiplets using any desired process technology.
1Boundary routers are the edge routers in the chiplet.
In this paper, we use modular SoC and chiplet-based system
interchangeably.
One of the major concerns in any network-based system is
deadlock due to cyclic hold-and-wait among virtual channels
(VCs) [6]. Since chiplets are designed independently, their
integration on an interposer brings new challenges to provide
correctness validation. Connecting several deadlock-free
NoCs together in the modular SoC may introduce a new kind
of deadlock formed among different chiplets, as they are
oblivious to each others routing algorithm [7].
There have been many studies that address the deadlock
issue in conventional interconnection networks [6, 8, 9, 10,
11, 12, 13]. Conventional deadlock avoidance techniques can-
not be applied directly to modular SoCs, as they consider the
whole SoC as a single network, which violates the fundamen-
tal modularity principle of the chiplet-based system design.
Keeping modularity of the design in mind, recently, Yin et
al. [7] propose Modular Turn Restriction (MTR) to impose
extra turn restrictions on the boundary routers of chiplets to
avoid deadlocks in modular SoCs. This approach can lead to
load imbalance and create several hotspots, which are detri-
mental for network throughput. Moreover, restrictions in
MTR reduces the flexibility of SoC design.
We exploit two key insights regarding the deadlock in
modular SoC. First, since it is deadlock free inside a chiplet,
deadlock in modular SoC implies that packets with desti-
nations in the current chiplet are blocked by packets with
destinations outside the chiplet. The other key observation
is that packets, which are involved in deadlock, cross the
boundary of the chiplets through a set of specific boundary
routers. Since the chiplets and interposer have independent
deadlock free routing techniques, deadlock is not possible
either only inside the chiplet, or only in interposer; it must
involve both. Hence, all the deadlocks formed in the system
involve chiplet boundary routers.
Based on these two observations, we propose Remote
Control (RC), which remotely controls injection of pack-
ets with destinations outside the chiplet to ensure deadlock
freedom in modular SoCs. RC facilitates the segregation
of packets that have destinations in the current chiplet from
the packets bound to outside the chiplet through a small
rc_buffer at boundary routers. The rc_buffer, is added only
in the boundary chiplet-router and it is big enough to store
a whole packet bound to outside chiplet. Using RC scheme,
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all the chiplet nodes ensure space availability in the rc_buffer
before injecting packets that have destinations outside chiplet.
This is how we make sure that these packets will not block
the VCs of the source chiplet for ever, even though they can
not go outside chiplet. Interestingly, if we only handle this
case that will automatically make sure that if any packet
reaches its destination chiplet, deadlock free chiplet routing
will ensure that they get consumed, and hence system wide
deadlock-freedom is also guaranteed.
The main contributions of this work are as follows.
• We tackle an emerging problem of deadlock in chiplet-
based systems using Remote Control. We aim to pro-
vide better design flexibility to both the chiplet and SoC
designers so that chiplet designers can exercise their
domain specific expertise to fully optimize the chiplet
performance. To the best of our knowledge, this is the
first work that uses injection control based technique
to guarantee deadlock freedom in modular SoC design
domain.
• We formally prove and guarantee deadlock freedom in
modular SoC using Remote Control.
• We analyze existing solutions to the deadlock prob-
lems comprehensively in the context of chiplet-based
systems and provide consolidated comparison. Consid-
ering several aspects together, we show that our solution
is the most efficient in this context.
• Along with theoretical proof, we also validate the de-
sign in terms of energy, area, and timing constraints
through RTL. We evaluate the performance of SoC
network using network simulator and also provide sys-
tem performance results using full system simulations
for both homogeneous (only CPUs) and heterogeneous
(CPU and GPU) system configurations. We achieve
better performances than the state-of-the-art technique.
The rest of the paper is organized as follows. In Section 2,
we briefly describe the background, followed by a discussion
on a few existing ideas that can be applied for avoiding dead-
lock in SoC, and motivations for RC. Then we introduce the
theory and its formal proof in Section 3, followed by the dis-
cussion on implementation challenges. In Section 4, the RC
implementation is presented. We discuss the experimentation
methodology in Section 5 and show the effectiveness of RC
as compared to the state-of-the-art in Section 6. We also dis-
cuss a broad umbrella of works on network deadlock that are
applied in different types of networks in Section 7. Finally,
we state our conclusions and discuss the future aspects of this
work.
2. BACKGROUND
In this section, we first introduce the modular SoC design
concept and 2.5D active-interposer technology, as an impor-
tant and elegant way of system scalability for performance
boost. However, integrating independently designed chiplets
introduces network deadlock, involving multiple chiplets. We
study MTR and two possible conventional ways that can be
applied for tackling that issue, followed by a discussion on
the limitations of existing mechanisms as motivation for our
work.
2.1 Modular 2.5D SoC Integration
Modularity has been advocated as a new design principle
to reduce the complexity and cost of SoC design. An SoC is
called modular if all the chiplets on that SoC are designed
independently. Contemporary multi-chiplet SoC integration
use a passive silicon interposer [14], where the only way to
make connections between chiplets is to make fixed wire
connections.
In passive interposer, dedicated wire connections are re-
quired from one chiplet to connect with different chiplets [15].
This may lead to long wire usage with multiple repeaters,
and also huge number of dedicated communication chan-
nels, making it hard to scale in terms of area and energy. In
addition, the channels in the passive interposer should be
standardized to make modular SoC design. Hence, there is
increase in research of active interposer [16, 4, 2, 17, 18,
19, 20, 21] both in industry and academia. We also consider
an active interposer substrate for designing the interposer
network.
Active interposer facilitates interconnection between the
chiplets [15, 22, 23] by adopting router design in the sili-
con substrate, which is more area-and energy-efficient. The
integration process is generally known as 2.5D integration,
featuring a silicon interposer. It is placed between the System-
in-Package (SiP) substrate and the dice, where this silicon
interposer has Through-Silicon-Vias (TSVs) connecting the
metalization layers on its upper and lower surfaces [23].
2.2 Deadlock Freedom in Modular SoC
2.2.1 Modular Turn Restriction (MTR)
Based on the principle of turn restrictions [24], recently,
Yin et al. [7] propose a deadlock-free routing algorithm for
modular SoC. As the best of our knowledge, this is the only
work on modular SoC deadlock freedom so far. At design
time, MTR finds the optimal placement and turn restrictions
for boundary routers of each chiplet independently with the
help of Channel Dependency Graph (CDG) analysis. The
turn restrictions are applicable to both the packets that go out
from the chiplet (outbound packet) as well as to the packets
that reach from other chiplets (inbound packet). Once the
list of turn restrictions is obtained, MTR applies the turn
restrictions in the chiplet routing, which are applicable only
for the outbound packets. For imposing turn restriction on the
inbound packets, interposer routing also needs to be modified,
which imposes constraint on the SoC designers and increases
design complexity.
2.2.2 VC Separation (VC-SEP)
The idea of VC separation is applied widely to avoid pro-
tocol deadlock as well as routing deadlock based on Duato’s
theory [25]. We showcase it as a potential solution for SoC
deadlock since it is a natural fit for this particular problem.
The traffics in the Modular SoC can be categorized into two.
(1) Inter-chiplet: traffic that consists of packets, which do
not have destinations in the source chiplet. (2) Intra-chiplet:
traffic that consists of packets having both sources and des-
tinations in the same chiplet. Without any constraint on the
area, cost and energy, VC-SEP naturally segregates two dif-
ferent traffics by providing two different virtual networks
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Modularity Design Efficiency Energy Efficiency Performance
MTR +++ ++ +++ −−
VCSP −− ++ −−− −−−
ITB +++ −− −− −−
RC +++ +++ +++ +++
Table 1: Qualitative comparison with different deadlock avoidance
techniques for modular SoC; (+) means high, (−) means low. We
project the degree of high and low efficiency with number of (+),
or (−), respectively.
throughout the system. For outbound packets, we allocate
first half of the total set of VCs, and other set of VCs are
being allocated for inbound packets and all the intra-chiplet
packets.
2.2.3 In-Transit Buffer (ITB)
The idea of ITB is originally used by Flich et al. for avoid-
ing deadlock in irregular network [26] and later extended for
off-chip network in the cluster of workstations [13]. Here, we
borrow the idea of ITB and apply in Modular SoC for avoid-
ing deadlock. ITB uses the Network Interface Card (NIC)
memory as an in-transit buffer in some pre-decided nodes.
Those special nodes are being selected after CDG analysis
as deadlock breaking points. Any packet that reaches to
those nodes are forced to eject in that node. Using DMA,
the whole packet is stored in the NIC memory. In case the
NIC memory gets exhausted, the packet is dropped and a
NACK packet is being generated and sent to the source node
for re-transmission. This process continues till the packet
is ejected successfully in that special node. If the packet is
successfully stored in NIC memory, that NIC sends an ACK
message to the source node. In Modular SoC, to port this
idea, we consider the boundary routers as special nodes and
use the Network Interface (NI) connected to boundary routers
to place ITB, a small buffer to store packets (no DMA) in the
similar way described above. The ejection and reinjection in
some special nodes break the circular channel dependency
chain and hence avoids deadlock.
2.3 Motivations for Remote Control
Limitations in the existing techniques discussed as below
motivates us to find a better solution. MTR is the state-of-
the-art that identifies an important emerging problem and
provides a solution. However, MTR has a few limitations.
The major constrain in MTR is that extra turn restrictions
can lead to non-minimal path for intra- and inter- chiplet traf-
fics. In addition, the turn restrictions obtained by the MTR
algorithm does not balance the turn restrictions among the
boundaries well. Because of that, a few boundary routers get
huge inter-chiplet traffic load and others do not, leading to
several hotspots in the system. MTR also constrains routing
design and incurs design overhead. The complexity of the
CDG analysis, which is the core of this technique, gets expo-
nentially complex with the increase in the number of chiplet
routers and boundary routers, which hampers the design cycle.
Moreover, MTR imposes restrictions on interposer routing
to restrict the inbound packets route that increases its design
complexity further.
Virtual Channel (VC) separation is a well known technique
for avoiding deadlock. The main drawback of this approach is
that it is very expensive in terms of energy and area consump-
tion. In addition, the buffer utilization is low, which leads to
sub-optimal performance. Hence, even though this solution
is fairly simple, it is not attractive for designing cost-effective
and high throughput modular SoC.
Use of ITB could be a promising solution for solving dead-
lock in Modular SoC. However, it has two major drawbacks
that reduces its appeal in this context. (1) Dropping a packet
in on-chip reliable network introduces unnecessary complex-
ity and overhead. (2) Ejection and reinjection in multiple
nodes increases the overall hop count, and so as the average
packet latency. Furthermore, due to packet dropping/rein-
jection, and use of ACK and NACK packets, the overall
throughput of the system also suffers.
In Table 1, we summarize the comparisons of these tech-
niques and project the expectation of Remote Control, which
aims for improving the limiting aspects of existing solutions.
In a nutshell, the goal of RC is to provide routing design
flexibility and eliminate unnecessary packet dropping with
packet re-transmission by introducing a flow control based
technique. Additionally, RC targets to save energy and area
by segregating traffics only in chiplet boundary routers.
3. REMOTE CONTROL
In this section, we first walk through a simple practical
example to show a case of deadlock formation between two
chiplets and how RC can solve it. Then we generalize it for
any chiplet-based systems and theoretically prove that RC
guarantees deadlock freedom in Modular SoCs.
3.1 Deadlock in Modular SoC
Figure 1a shows a deadlock case in a modular SoC, where
two 4×4 2D mesh chiplets are connected through an inter-
poser. We denote router i on chiplet j as R-i/C- j for simplic-
ity, where chiplet-0 is on the left and chiplet-1 is on the right.
In this system, R-2/C-0, R-14/C-0, R-1/C-1 and R-13/C-1
are boundary routers connected to interposer network. Pack-
ets P1 and P2 are two outbound packets (packets that have
source and destination in C-1, and C-0, respectively) are in
a circular hold-and-wait situation, forming a deadlock. The
P2-head flit in R-10/C-0 requests for the south VC of R-6/C-
0, which is held by packet P1. On the other hand, P1-head
flit in R-5/C-1 requests for the north VC of R-9/C-1, which
is taken by P2. Such a case creates a circular hold-and-wait
situation and forms a deadlock, where neither P1, nor P2 can
make forward progress2. To avoid deadlock in this scenario
MTR may impose turn restriction from R-6/C-0 : R-2/C-0
: I-0, increasing pressure on the other boundary of C-0 for
outbound traffic. Note that MTR needs to impose more turn
restrictions to avoid all other possible circular hold-and-wait
scenarios.
3.2 Deadlock Avoidance using RC
As shown in Figure 1a, outbound packet P1 in C-0 is
blocking P2 packet to reach its destination. P2 is blocking
P1 from getting consumed in C-1. RC separates outbound
packets from others in the boundary router, and allows them
to be stored completely in the rc_buffer until they get a credit
2Progress/forward-progress means moving near to the destination.
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Figure 1: An example of deadlock, formed in between two chiplets (4x4 mesh), and how RC can avoid the deadlock. (a) Packet P1 (blue solid
line), and P2 (red dashed line) forming deadlock. (b) Introduced rc_buffer with the boundary router to store outbound packets. (c) RC avoids
the deadlock by allowing all the outbound packets to be stored in the boundary router, until they get credit from downstream interposer router.
back from the downstream interposer router. This makes
sure that the chiplet VCs will get free in bounded time, once
the header flit reaches the rc_buffer. Hence, P1 will release
all the VCs that are currently blocked in C-0, and so do
P2 release VCs in C-1. That is why the circular channel
dependency among chiplets will never result into deadlock.
In the following section, we generalize the whole system into
two nodes to prove the deadlock freedom guaranteed by RC
for any modular SoC.
3.3 Proof of Deadlock Freedom
To simplify the problem, we abstract a given chiplet as CL,
the rc_buffer attached to CL as rc-buff, and the rest of the
SoC network as X, as shown in Figure 2. The solid black
dots in CL represents the packets that have destination in the
current chiplet, and yellow dots are outbound packets that
have destination in X.
X X
rc-buff
C L
Figure 2: Hold-and-Wait dependency chain.
There are two assumptions for RC as follows:
• Assumption 1. All the outbound packets in CL need to
go through rc-buff to reach X.
• Assumption 2. rc-buff has sufficient space to store all
the in-flight outbound packets of CL.
We prove deadlock freedom of Remote Control by con-
tradiction. As shown in Figure 2, CL can be involved in
deadlock with circular hold-and-wait dependency chain (left
figure). Let us assume CL can also be involved in a deadlock
even after introduction of rc-buff in right figure. According
to the necessary and sufficient Coffman conditions for dead-
lock [27], there must be hold-and-wait for CL → rc-buff,
meaning rc-buff does not have enough space for the in-flight
outbound packets in CL, which contradicts Assumption 2.
Therefore, by avoiding circular hold-and-wait dependency
chain as shown in Figure 2 (b), we prove that RC guarantees
deadlock freedom in modular SoC.
3.4 Implementation Challenges
We build the theoretical proof based on two assumptions.
Major implementation challenge is to realize them in practical
implementation. We assume that all the outbound packets
in CL need to go through rc_buffer to reach to X. We know
that all the outbound packets go through boundary routers.
Hence, we place the rc_buffer in the boundary router. The
challenge would be to place and implement rc_buffer such
that, it does not introduce extra delay.
According to the second assumption we need to make
a way that the boundary router can store all the outbound
packets completely if they can not go to the downstream
interposer router. Since, it is practically impossible to provide
space for any number of outbound packets, we need to control
their injection at the non-boundary routers, depending on the
space availability in rc_buffer. The challenge would be to get
the information about space availability in rc_buffer, situated
in boundary router, while a non-boundary router tries to inject
an outbound packet. This information should be propagated
with minimum delay as the outbound packet might increase
the queuing delay for the following packets stored in the same
injection queue.
3.5 Routing Oblivious Design
We propose injection control based technique that is inde-
pendent of both the chiplet routing and the interposer routing.
The boundary routers are considered as local destinations
for the outbound packets as they need to reach there first
for going out of the chiplet. Once the local destination is
decided then any routing technique can be used to reach to
the boundary router. Through the boundary router when the
packet reaches the downstream interposer router, it follows
the interposer routing to reach the local destination in the
interposer. Since the interposer takes care of the communi-
cation between two chiplets, one inter-chiplet packet only
traverses through its source and destination chiplets. Once
the packet enters the destination chiplet, it follows the routing
of that chiplet to reach to the destination node in that chiplet.
4. IMPLEMENTATION
For implementing RC, we modify (1) chiplet routers, and
(2) Network Interface (NI) of the non-boundary nodes. In the
non-boundary routers, we need to implement injection control
logic that regulates the injection of the outbound packets from
its injection queue in NI, whereas in the boundary routers, we
need to segregate the outbound packets from the other packets.
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Figure 3: Remote Control: (a) Outbound Injection Control System (OPIC) consists multiple OPIC blocks connected in a tree fashion. Each
router has one OPIC block. (b) One OPIC tree, and each edge is 2-bit request and response line. (c) Boundary router with the newly added
components marked with gray. Note that the router attached to a non-boundary node does not have RCVA and RCB. (d) The changes in NI of
the non-boundary router marked in gray. There is no change in NI attached to boundary routers.
In this section, we discuss about the implementation details of
RC, followed by a short discussion on the integration aspects
of RC in modular SoC.
Route Compute Switch Allocation RCVA
Route Compute Switch AllocationVC Allocation
For all normal packets: 
Only for outbound packets in the boundary router: 
Switch Traversal
Switch Traversal
Figure 4: Router pipeline stages in case of normal packets followed
by modified router pipeline in case of handling outbound packets in
the boundary router.
4.1 Boundary Router
4.1.1 RC VC Allocation and rc_buffer
Each boundary router has three new components (1) RC
VC Allocation (RCVA), RC buffer (RCB), and OPIC) as
shown in Figure 3c, marked gray. RCVA implements two
functions. (1) It makes sure that the outbound packets that are
not being injected in that boundary router, do not participate
in VC allocation (VA) and directly do switch allocation. We
bypass VA stage of the router and save the latency for that
stage. If the switch allocation is succeeded, then the packet
reaches the output side through the crossbar. On the output
side of the crossbar, we make an entry for that packet in RCB.
RCB is a collection of FIFO queues. Once head-flit of a
packet arrives, RCB makes an entry for the whole packet
reserving one of the FIFO so that other flits follow the head
flit. The depth of the FIFO must be the maximum number of
flits in any packet. Availability of a FIFO queue is already
assured by OPIC, discussed in details later. (2) Before making
entry in RCB, in any cycle, RCVA checks if there is any
candidate that is waiting in RCB for VC allocation. The
VC allocation logic in RCVA is much simpler and straight
forward than that in the VA, as RCVA deals with only one
port. Moreover, since RCB collects all the outbound packets
from all the input VCs, VA does not deal with the outport that
connects the downstream interposer router. RCVA does not
increase the number of stages in the router for any kind of
packets. For outbound packets we consider a different router
pipeline, which has same number of router stages as in the
normal router as shown in Figure 4.
Why we interchange the positions of the router pipeline
stages? We allow the outbound packets to reach to the
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Figure 5: Example of OPIC connection in 8×8 mesh with 4 bound-
ary routers with rc_buffer connected. The n referred here is the same
in Figure 6.
rc_buffer irrespective of the VC state in the downstream
interposer router, unlike in normal router pipeline where a
packet is allowed to perform switch allocation only after suc-
cessful reservation for downstream VC. By appending the
RCVA at the end of the pipeline, we ensure the input VCs are
reserved only for a finite duration by the outbound packets.
How much is the overhead of RCVA? None. First of all
RCVA is only selectively used by outbound packets in the
boundary routers. Outbound packets do not participate in
regular VC allocation, which saves cycles. Moreover, since
RCVA is very lightweight it takes much lesser time than VC
Allocation. Conservatively we consider one cycle for VC
Allocation and also for RCVA. In addition, since the link is
dedicated only to RCVA, as soon as the credit is available,
one flit is sent to the downstream interposer VC in each cycle.
Is it possible to use existing output buffers in the router
in place of RCB? Yes. If in any router that uses output
speedup, we can reuse the existing output buffer with a few
additional control logic. For instance, we need to connect
that with the local OPIC block.
4.1.2 Outbound Packet Injection Control (OPIC)
We first walk through an example to understand the OPIC
system that consists of connection of OPIC blocks in a tree
fashion. Then we describe the design of the OPIC block
in detail, followed by a discussion on its design choices,
feasibility and applicability to a bigger system.
Figure 5 shows an example of OPIC connection in an 8×8
chiplet. Node-2 is the boundary and the OPIC block in node-
2 connects with OPIC block in node-0, 1, 3, 9, 10, 11, 18
using request and response lines of width 2-bit each in a n-ary
tree. Similarly, node-0 is connected with node-8, 16 with
the request and response lines, and so on. For instance, at
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Figure 6: OPIC block logic that consists of compute modules (CM),
a Permit Counter (PC), CM selection logic (S), Request (REQ) send-
ing block, and PC update block. CMs are connected in a ring, and
CM selection logic selects a CM in Round Robin fashion in each
cycle as a starting point of computation in the ring. The PPC value is
read only by the starting point and rest CMs read previous CM’s out-
put (PREV). Computation in the ring is completely combinational,
as we can read registers (REG) asynchronously. The ADD and SUB
units do multi-bit addition and, difference calculation respectively.
SUB block decides the minuend and subtrahend and sends residue
to the next CM accordingly. Compare-and-Send module sends re-
sponse (RESP) signal if any/all of the request(s) is/are permitted.
"n" represents the sum of number of children connected and number
of NIs in that node.
any cycle t, node-8 and node-27 want to inject an outbound
packet, the requests will be registered in node-0 and node-11
at the beginning of t+1, respectively. At t+2 the requests
from node-0 and node-11 will be registered in node-2. Let us
suppose the rc_buffer does not have a space, in that case the
requests will be standby in these nodes. Now suppose at cycle
T, one packet space gets free in rc_buffer and depending on
the arbitration one of these two will get the response at T+1.
Suppose node-0 got the response, then at cycle T+2 node-8
will get the permission to inject the outbound packet.
An OPIC block is attached to the router of each non-
boundary chiplet node to control the injection of outbound
packets from the NI of that node. Figure 6 shows the main
components of the OPIC block and the logical connections
among them. OPIC blocks are connected in a tree like net-
work (root is the node with rc_buffer) using their multi-bit
REQ and RESP lines as shown in Figure 5. Each Compute
Module (CM) in OPIC block is responsible for handling RC
REQ and RESP for each child block. The Round Robin
CM-selection-logic (S) is implemented using a counter and
decoder. 1 The counter is incremented in each cycle and
reset to zero once reaches maximum value. The decoder
decodes the count and sends a high signal to one of the CMs.
Along with counter increment in the beginning of a cycle,
PC update and REG update also take place. PC is updated
using RESP received in the last cycle. In REG, we record the
number of REQs received in the last cycle. We also calculate
the total number of REQs using ADD block (this addition is
not shown in Figure). 2 If the PC value is less than the total
number of REQs, it sends the difference to the parent OPIC
block. The SUB blocks in CMs calculate the difference be-
tween REG, and PREV or PC depending on the CM selection
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Figure 7: SoC viewed from different angles. (a) Shows the top
view of the SoC. There are four GPU chiplet (4x4 mesh) at the
four corners, and a CPU chiplet (2x2 mesh) in the center. DRAM
memory is connected with edge interposer routers. (b) 3D view of
the same SoC, highlighting the interposer router, boundary router,
and TSV that connects them. It also show the active interposer, and
the mesh network in the interposer. (c) Microscopic cross-section
view of SoC highlighting the micro-architectural details of 2.5D
SoC integration on active interposer.
(S) signal status. 3 Compare and send block checks whether
the REQ for that particular requester is served or not. 4 The
remaining rc_buffer permissions, after the SUB is forwarded
to the next CM in the ring. 5 Finally the RESP is sent to the
requester child node.
It is evident that the complexity is maximum in the root
node (there are 8 CMs in the ring) and then maximum 2 in
any other node. Our hardware synthesis shows the computa-
tion delay for 8-CM-ring preserves setup-time and hold-time
assuming 2GHz network clock frequency. We also add the
wire delay to check whether signals are reaching on time. In
case the number of CM increases for a different topology, in-
stead of serving request and responses in one cycle, it can be
processed in more than one cycle breaking the computation
in a pipelined fashion. The current implementation takes 1
cycle for REQ send-and-register, and 1 cycle for process-and-
send RESP at each hop. Each parent can send RESP to all
its children in the same cycle and can receive REQ from all
of them in the same cycle. Therefore, even with more levels
in OPIC system tree for a bigger network, only constant la-
tency is added in the overall OPIC delay. Moreover, OPIC
tree is independent of chiplet topology as it only establishes
REQ/RESP channels between a node and its corresponding
boundary router for sending outbound packets.
4.2 Non-boundary Routers
In a non-boundary router, we append a control on injec-
tion process, which allows all the intra-chiplet packets to go
without any check. Only for inter-chiplet traffic, the modified
injection system checks for injection permission from local
OPIC block. In Figure 3d, we show that if the permission
is not there, then the outbound packet is not injected and a
request for permission is sent by the local OPIC block to the
remote OPIC block in the boundary router through OPIC tree.
Once the response reaches, the outbound packet is injected.
4.3 Integration in Modular SoC
Once the chiplets are equipped independently with RC,
they are ready to be integrated in an SoC using 2.5D active
interposer as shown in Figure 7. Since RC allows complete
6
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Figure 8: Throughput graph for synthetic traffic pattern study. (#VC = 2, VC buffer size = 4, packet size = 8 flits, rc_buff = 4 packets).
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Figure 9: Heat map of average packet residency latency (cycles) per
router (smallest cube) in UR plotted for near saturation point for
each technique. Top four cubes (big cubes) represent GPU chiplets,
having 16 routers (small cubes) each. The bottom-left cube is the
CPU chiplet having 4 routers. Beside the CPU chiplet we show
silicon interposer with 16 interposer routers.
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Figure 10: Analysis on throughput graph in Figure 8. (a) Zero
load latency of UR, representing the trend for others as well. (b)
The network breakdown for RC across different injection rates for
UR. "Net Delay" is the network delay including retry latencies. "Q
Delay" is the injection queue latency. "Grant" response latency for
getting the permission from OPIC including waiting for rc_buffer
full condition.
flexibility of designing an SoC, we choose one simple SoC de-
sign [7] to validate our technique. In this SoC, the interposer
provides a 4×4 mesh network for inter-chiplet communi-
cation. Since in the interposer network, edge routers are
connected with DRAM memory, memory controllers are con-
nected with those routers. The edge routers in the interposer,
also contain the coherence directory. Chiplets are connected
with the interposer using micro-bumps. TSV connects the
micro-bumps with the interposer routers. Interposer routers
use internal link to connect with each other. For instance,
in Figure 7c, if GPU-2 wants to send a request packet to
GPU-3, then that packet will reach to the boundary router of
GPU-2 first. In the boundary router, the packet will make
an entry in rc_buffer. From the boundary router, the packet
will reach to the interposer router through the TSV. Once the
Parameter Value
CPU 2 GHz frequency, TimingSimple
CPU Cache L1I and L1D - 32KB 4-wayL2 - 64KB 8-way
GPU 1 GHz frequency [28]
GPU Cache
SQC (shared L1I) - 32KB, 8 way
TCP (private L1D) - 16KB , 16 way
TCC (Texture Cache per Channel) - 256 KB, 16 way
Memory Build-in memory model in Gem5 [29]
Network
Booksim integraded with Gem5, 4-stage routers
1-flit buffers per control VC, 4-flit buffers per data VC
64 bit flit size and channel width
Table 2: Parameters of simulated architecture.
packet reaches to the interposer router, it will be routed to the
interposer router that is connected to GPU-3. Again, through
the TSV the packet will reach from the interposer router to
the boundary router of GPU-3.
5. METHODOLOGY
5.1 Experimental Setup
We use multiple simulation environments for performance
evaluation, and hardware synthesis for design timing valida-
tion, area and power estimation. Gem5 [30] based full system
setup is used for both simulating homogeneous (CPU-CPU)
and heterogeneous (GPU-CPU) modular SoCs. We carry out
detailed network deadlock study using synthetic traffic in
BookSim [31]. We model rc_buffer, and OPIC system using
Verilog HDL and synthesize using TSMC 45nm library along
with router RTL [32].
In full system setup, we integrate BookSim with Gem5
to simulate network of Compute Units (CUs) in the GPU
chiplets (GCN-3 [28]), CPUs in CPU chiplet, and also dif-
ferent chiplets on active interposer as summarized in Table 2.
We use 4 stage routers having 1-flit buffers per control VC
and 4-flit buffers per data VC. Flit size and link channel width
is 64 bit. The control packets are 1 flit and data packets are 5
flits. In homogeneous setup we configure SoC using multiple
(4×4 mesh) CPU chiplets only and use MOESI hammer
as the coherence protocol. Heterogeneous setup uses the
multi-chiplet APU configuration [7], consisting of four GPU
chiplets (4×4 mesh, 16 CUs), one CPU chiplet (2×2), and
an active interposer (4×4 mesh) as shown in Figure 7. We
use the in-built memory model in Gem5 equipped with eight
7
memory channels and 8 banks per channel.
We run heterogeneous system-level simulation on APU ap-
plications taken from AMD ROCm Developer Tools [33] and
Rodinia [34] suites. We also evaluate RC in homogeneous
full system setup using PARSEC [35]. For thorough study
of average packet latency with various configurations such
as injection rates, VC/rc_buffer sizes and chiplet sizes, we
use synthetic traffic patterns in BookSim. Unless otherwise
mentioned, for synthetic experiments packet size is 8 flits; we
use four 4×4 chiplet and one 2×2 chiplet connected using
4×4 interposer network, having 2-VC-4-stage routers with
4-flit buffer depth and 4 packet space in the rc_buffer. To
be consistent with the full system setup, we also denote the
chiplets as GPU and CPU chiplet in network-only simula-
tions, where each node is treated as traffic source and sink. In
addition, we can have any combination of routing algorithms
in the chiplets.
5.2 Traffic Patterns
In general, most of the communications happen among
edge interposer routers and CPUs/GPUs. These interposer
routers are attached with memory controller and coherence
directory. Since CPU and GPU share memory space in GCN-
3 configuration, large amounts of communications happen
between CPU and coherence directory. Also, significant
communications happen in between GPUs and directory con-
trollers. Communication with memory controller happens via
directory for cacheable data. There is low communication
between GPU chiplets, and no direct communication between
CPU and GPU chiplet. CPU and GPU communicate with
each other using shared memory. For instance, in the current
system setup, we can expect intra- and inter- chiplet, chiplet
to interposer traffic including coherence and main memory re-
quests and reply. Depending upon the applications’ accesses,
we may observe high similarity with Uniform Random (UR),
and Bit-Complement (BC) traffic patterns [7]. In addition, we
extend the experiments with all the other synthetic traffic pat-
terns, so that they can evaluate for other possible full system
configurations.
6. RESULTS
In this section, we present the results and analysis for both
synthetic and real workloads. For synthetic workloads we
compare RC with MTR, ITB and VC-SEP. For full system
we compare performance of RC with the state-of-the-art tech-
nique MTR.
6.1 Synthetic Workloads
Figure 8 shows the load-latency curves for various traffic
patterns. We first analyze the throughput and investigate rea-
sons for throughput saturation in different techniques. Then
we compare the low-load latency of these techniques across
various traffic patterns.
6.1.1 Throughput Analysis
Figure 8 shows that RC outperforms MTR, ITB, and VC-
SEP in terms of network throughput in all the synthetic traffic
patterns. We explain the throughput for UR as an representa-
tive of synthetic traffic patterns. In UR, the source and desti-
nations are generated randomly, where most traffics are inter-
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Figure 11: Difference in maximum link utilization between (a) RC
and (b) MTR technique. Each number on the link represents the
percentage of maximum number of cycles the link was busy across
all the sample (10,000 cycles) periods.
chiplet communication. For example, 3/4 of the generated
traffics consists of outbound packets in the simulated config-
uration, which poses more stress on the boundary routers and
interposer network. Across all the techniques, VC-SEP has
least throughput, due to under utilization of buffer resources.
While in MTR, turn restrictions on boundary routers create
load imbalance, leading to throughput degradation. In ITB,
ACK/NACKs packets are used for re-transmit request, data
and control packets, which leads to higher network load and
saturates the network earlier. In contrast, RC regulates out-
bound packet injections facilitated by rc_buffer in boundary
routers and frees VC usage constraints for better resource uti-
lization. Additionally, RC provides routing flexibility so that
traffics can be distributed evenly to all boundary routers. With
these benefits, RC improves throughput by up to 12% and
117% compared to the second best and the worst techniques,
respectively.
To analyze the traffic distributions and communication bot-
tlenecks of different designs, we depict hotspots as heatmap
for UR for MTR, ITB, VC-SEP, and RC at their near satu-
ration load3 as shown in Figure 9. Hotspot is defined as the
average packet residency time in the router. Darker color
represents higher packet residency time due to congestion.
MTR imposes multiple extra turn-restrictions, resulting into
hotspots due to imbalanced traffic distribution inside chiplets
as shown in Figure 9a, which leads to low network through-
put as shown in Figure 8. Heatmap for VC-SEP, as depicted
in Figure 9c, shows the severe congestion throughout the SoC
network, which is due to the intensive usage of limited out-
bound VCs, making network saturation early. Interestingly,
for ITB the contention inside the chiplets is very low, which
can be attributed to packet drop [13] that yields the buffer re-
sources in the network. However, extra packet transmissions
cause high energy and power consumption in the chiplets.
Since RC has uniform flow of packets as shown in Figure 9d,
it exhibits a better throughput than MTR and VC-SEP. RC al-
leviates the long waiting of outbound packets from the chiplet
routers. However, the contention in the interposer network
partially offsets the throughput benefit, expected because of
RC scheme. Note that we have plotted the heatmap with
different injection rate (throughput injection rate) for each
technique to show their distinct saturation behaviors, and
point out the key reason for saturation. We notice that across
all the techniques the interposer network is heavily used (out-
bound packets from multiple chiplet nodes go through one
interposer router), which could be a bottleneck for achieving
3Different techniques have different saturation load.
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Figure 12: Normalized execution time full system simulations
(lower is better).
throughout improvements.
6.1.2 Latency Analysis
As shown in Figure 8, we observe a similar low load la-
tency among RC, MTR and VC-SEP across various traffic
patterns. Figure 10a presents the detailed comparison of low-
load latency for UR as an example. It shows ITB increases
a few more cycles as compared to other techniques. The
unnecessary ejection and re-injection at low-load incurs two
extra hops that causes high latency overhead. While in the
interposer, MTR selects the minimum route to the destination
node inside the chiplet, compensating the detours caused by
turn restriction. Since RC selects the minimum route to reach
a chiplet instead of the destination node, it may incur more
hops inside the chiplet. We expect to achieve better low-load
latency for RC if we incorporate more chiplet information by
relaxing modularity constraints while designing interposer
routing.
In Figure 10b, we show the average packet latency break-
down for RC for UR to understand the overhead incurred by
injection control. It shows that the portion of granting delay
for rc_buffer reservation over packet latency increases with
the increase in network load at the beginning, and decreases
while moving from medium load to high load. This is be-
cause at low load, rc_buffer reservation causes constant delay
without contention. Whereas at medium load, contention
on rc_buffers increases the granting delay. As injection rate
increases to high load, the exponential injection queuing de-
lay dominates the packet latency, which reduces the impact
of rc_buffer reservation significantly. In future, we plan to
manage the rc_buffers in a more proactive way, similar to
token circulation rather than on-demand requesting to reduce
the constant delay at low to medium load.
6.2 Real Workloads
6.2.1 Application Speedup
Figure 12 shows the normalized full system execution
time for homogeneous system evaluation using PARSEC
benchmarks and heterogeneous system evaluation using GPU
benchmarks, respectively. Since most PARSEC benchmarks
have very low network load, RC and MTR perform similarly
for most of them. Among the benchmarks, RC improves
execution time over MTR for canneal and dedup. We ob-
serve that canneal and dedup have average injection rates of
about 0.065 and 0.017 flit/node/cycle, respectively. It shows
that canneal has high netowrk load while dedup has medium
network load. According to phase behaviors [36] during
application execution, both benchmarks can saturate the net-
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Figure 13: Throughput improvement by using adaptive routing for
different size of modular SoCs for the following systems. The left
two bars are for 4 boundaries in 4×4 GPU chiplet and 4 boundaries
in 2×2 CPU chiplet. The right two bars 8 boundaries in 8×8 GPU
chiplet and 4 boundaries in 4×4 CPU chiplet.
work easily in their communication phase. Therefore, the
better throughput provisioning of RC improves the overall
system performance for these two benchmarks. One outlier
is ferret, where RC execute more instructions and experi-
ence more CPU idle time with higher variance. Our profiling
analysis discovers that the extra instructions are spent on
synchronization constructs which is implemented as spinning
in ferret. For the throughput oriented GPU benchmarks, the
latency improvement is not directly translated to performance
gain, where all the techniques achieve similar execution time.
6.2.2 Link Utilization
Figure 11 projects the traffic distribution of Sync/Asyn-
cAC (ASAC) by showing the link utilization for both RC
and MTR. For both the techniques the interposer links are
highly used for regular memory accesses as well as for of-
floading job from CPU to GPUs, and getting back results in
the CPU through main-memory, connected with edge inter-
poser routers. We observe that in MTR, outbound traffics
is imbalanced towards the boundary routers due to turn re-
strictions, which is reflected in the uneven link utilization of
boundary router links. In contrast, RC distributes outbound
traffics more evenly to the boundary routers, resulting in more
network traffic balance.
6.3 Routing Obliviousness
In this section, we show RC is routing oblivious by imple-
menting Dynamic Credit-based Routing, where each router
adaptively selects either XY, or YX routing depending on the
credit availability in the downstream router. To demonstrate
the benefits of routing oblivious RC, we alleviate the bottle-
neck in interposer as discussed in Section 6.1.1 by providing
2 extra VCs only for interposer routers. In Figure 13, we
show that when dynamic routing is applied, the throughput
improves in both smaller system (68 node, 84 routers) and
bigger system (272 nodes, 304 routers) by 15.3% and 21%,
respectively.
6.4 Sensitivity Analysis
We scrutinize the system using various size and number of
chiplets to obtain better understanding about system scalabil-
ity with RC. Difference of throughput is also observed with
different VC sizes and increasing size of rc_buffer. We intend
to provide enough insight for estimating the best combination
of these parameters for the system designers.
6.4.1 System Scalability
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Figure 14: Sensitivity study: Scaling the chiplet size keeping the
number of boundaries same as 4/chiplet. (a) Eight GPU chiplets
of size 4x4 and one CPU chiplet of size 2x2 mesh. (b) two GPU
chiplets of size 8x8 and one CPU chiplet of size 2x2 mesh. (c)
Four 8x8 GPU and one 4x4 CPU. (d) Same as (c) except 8 bound-
aries/GPU chiplet. The small bar chart in each of the graphs repre-
sents zero load latency for that particular configuration.
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Figure 15: Doubled the number of boundaries 8 boundaries/ 8×8
GPU chiplet and 4 boundaries in 4×4 CPU chiplet. The major
Y-axis corresponds to zero load latency shown in bar graphs, and
minor Y-axis corresponds to the throughput as shown in white dots.
We extensively study the system scalability as shown in
Figure 14 by increasing number of chiplets in Figure 14b
(132 nodes) as compared to Figure 8 (68 nodes). To compare
the scalability with different size of chiplets, we also keep
the total number of nodes same between Figure 14a (132
nodes) and Figure 14b (132 nodes) and contrast their zero
load latency and throughput. Figure 14d shows a large sys-
tem with large number of nodes per chiplet (total 272 nodes)
with doubled number of boundaries in each chiplet. In all the
configurations RC outperforms MTR, ITB, and VC-SEP in
terms of throughput. Also in terms of zero load latency RC
exhibits same or better than MTR and much better than ITB.
This is because the detour caused by turn restrictions in MTR
surpluses rc_buffer request delay in RC. For example, in Fig-
ure 14c, MTR has 2 extra hops than RC, which accounts for
17% more in average hops. We observe that the throughput
difference reduces with the increase in the system size, as
more nodes saturate the bisection bandwidth earlier.
We quantitatively show that with the increase in the chiplet
size, overhead of OPIC does not hamper performance. In a
4×4 mesh with four boundaries, each boundary gets three
requesters, and all of them get response from the boundary
OPIC block in 2 cycle. However, in a 8×8 mesh network,
maximum seven requester nodes can be connected as they are
in one, or two hop distance from the boundary. In that case
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Figure 16: Throughput sensitivity and interplay between virtual
channel and rc_buffer size for 4×4 chiplets (68 nodes setup) with 4
boundaries/chiplet.
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Figure 17: Normalized energy for all the techniques, across all the
synthetic traffic patterns.
the furthest node from the boundary gets the response in total
6 cycles. Other nodes get response in much lesser time. Since
the requests get registered in the next OPIC block, requester
needs to send request only once. When we scale the number
of nodes further we do not need to reconsider the setup time
and hold time, as the amount of work need to be done in one
cycle will still be same. Only the number of cycles of getting
response will increase with the increase in distance from the
boundary router. However, it is worth noting that we opt for
modular SoC design as we do not want to make large chips,
rather want to put multiple small chiplets together to scale the
system size. In Figure 14a and in Figure 14b, we show that
system with multiple smaller chiplets in Figure 14a has better
throughput than system with fewer large chiplets. One reason
for the difference in lower throughput with large number of
smaller chiplets is the number of boundary routers are same
for each chiplet both the systems [7].
Going one step further we doubled the number of boundary
routers for 8×8 chiplets keeping every other parameter values
same. In Figure 15, the result shows that the average packet
latency in case of RC improve significantly) over MTR by up
to 17%. Figure 14(c) and 14(d) show results for SoCs with 4
boundaries and 8 boundaries per GPU chiplet, respectively.
Average packet latency increased from 68 cycles to 80 cy-
cles in case of MTR, and there is almost no change for our
techniques. Our experimental results show that MTR travels
more than 19.5% extra hops as compared to RC. This can
be attributed to extra turn restrictions imposed by MTR. In
addition, since the complexity of CDG analysis increased
exponentially, we run the MTR algorithm for 7 days to ex-
plore the design space and pick the optimal result, which may
not be the optimum turn restrictions for 8 boundary router
setup. Interestingly, VC-SEP shows the zero load latency in
this setup. However, the throughput suffer a lot because of
low VC buffer utilization. In contrast, CDG analysis in 4
boundary setup takes only less than 2 hours to finish.
6.4.2 Sensitivity to RC_Buffer Size and VC Size
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In Figure 16, we show impact of rc_buffer size on network
throughput, which is the saturation injection rate for SoC
network with four 8×8 GPU chiplets and one 4×4 CPU
chiplet (272 nodes), which shows similar trend for the smaller
baseline setup with 4×4 GPU chiplets. We observe that
increase of both rc_buffer size and the number of VCs have
impact on the system throughput. With rc_buffer size of 1,
we see hardly any throughput improvement with increasing
VC sizes. The throughput improvement from single buffer to
2 buffer in rc_buffer is almost 2×. Also with 1-VC, increase
in the RC size improves throughput marginally. Result shows
that for all the VC sizes, rc_buffer size of 4 is good enough
to provide achievable throughput, which is the case in infinite
rc_buffer, where the OPIC delay is zero. In addition, in terms
of throughput the difference between 4-VC, and 8-VC result
is also not very significant. Even 2-VC result also shows a
good trade-off between throughput and energy consumption.
6.5 Area and Energy Analysis
The hardware complexity and area overhead of RC is
very minimal. As per our detailed synthesis report, in each
router of size 49667.53 µm2, OPIC logic consumes only
785.68µm2 area, which is 1.6% of the router area. There are
four rc_buffer in each chiplet, and each has 4 packet buffers,
consuming 6.0424µm2 in total. Area overhead and hardware
complexity incurred is negligible as compared to the total
chiplet area and complexity.
Since we focus on the network deadlock aspect in this
work, we estimate only the network energy to compare be-
tween MTR, ITB, VC-SEP and RC using DSENT [37] and
rc_buffer access energy from RTL simulation. Figure 17
shows energy consumption of different techniques normal-
ized to MTR under 0.013 packets/node/cycle injection rate
for 100000 packets. It shows RC, MTR and ITB consume
similar energy across all the synthetic traffic patterns. In
contrast, VC-SEP consumes more energy due to low utiliza-
tion of VCs, leading to longer simulation time that consumes
more static energy. We expect RC to save more energy by
reducing the static energy in high load since it sustains higher
throughput.
7. RELATED WORKS
Deadlock avoidance mechanisms fan out in two distinct
branches, namely VC and turn model based, and flow control
based techniques. The first type either rely on turn restric-
tions, or on dedicated/ordered VC buffer for different traffic
types/directions. On the other hand, flow control techniques
either control the injection of packets, or ensures bubble in
the buffer to avoid deadlocks. The state-of-the-art solves
the new SoC deadlock issue using routing based turn restric-
tive technique while RC follows flow control based deadlock
avoidance.
7.1 VC and Turn Model Based
Duato proposed escape-VC [8], a theory for deadlock free-
dom for routing with cyclic channel dependency. Duato’s
theory can be applied for both deadlock avoidance [38, 39]
and deadlock prevention [40, 41, 25] techniques. Idea of
escape channel cannot be applied directly in modular SoC
as the packets in the escape-VC must be propagated using
a deterministic deadlock free algorithm, which cannot be
guaranteed in a modular SoC. Recently Ebrahimi et al. [42]
propose EbDa that provides exclusive sets of VCs to iso-
late traffics (say, intra-chiplet traffic, and inter-chiplet, or
outbound traffic) to avoid deadlocks. However, VC separa-
tion leads to lower utilization and is shown less attractive in
MTR [7], and we also find the same way.
Dally et al. [6] propose to use two or more VCs in order to
avoid the cyclic channel dependencies. It ensures deadlock
freedom by using total ordering of VCs. Even though this
condition is sufficient to avoid the deadlock, it is not neces-
sary [9]. Extra VCs result in increase in the router area and
energy consumption. Based on Dally’s theory, a few other
techniques have been proposed that use additional VCs [43,
44, 45] to avoid deadlock. Another way to achieve strict
order of reservation for the shared VCs is by imposing turn
restrictions [24, 12, 46] on the packet traversal.
7.2 Flow Control Based
For providing deadlock freedom, flow control techniques
either regulate the injection [47, 48] of the packets or allow a
packet to go forward depending on the buffer occupancy [49]
in the ring. The second concept is coined as bubble flow
control by Puente et al. [50] and applied in torus network
for the flow control in escape channel. This concept is being
used in in-transit buffer for avoiding deadlock in k-ary n-cube
torus network [51], and extended later for irregular off-chip
network [26, 13], worm-whole switching [52], torus cache-
coherent NoCs [53].
Recently Ramrakhani et al. [9] propose SPIN, a synchro-
nized flow control technique for deadlock prevention in flat
network. It is very challenging to apply synchronized flow
control in modular SoC, where the chiplets are designed in-
dependently, and connected through the interposer routers.
Moreover, synchronization of packet movement among chiplets
make the design very complicated.
8. CONCLUSIONS
Chiplet-based system integration on an active interposer is
a scalable and economic solution for improving system per-
formance. As deadlock freedom is one of the main concerns,
we propose RC, a simple routing oblivious technique for mod-
ular SoCs. It completely protects the idea of modular design
by providing total independence to the chiplet vendors, in
terms of routing logic, topology, dimension, etc. The low load
latency improvement of RC over MTR, ITB and VC_SEP
are upto 15.49%, 19.17%, and 13.76% across different con-
figurations for all the synthetic workloads. The throughput
improvement achieved by RC over MTR, ITB, and VC-SEP
are upto 56.34%, 12.12%, and 2.5×, respectively. In full
system simulation for real workloads, we marginally improve
performance compared to the state-of-the-art. As part of
the future work, we want to investigate application aware
OPIC system, where critical packets can be prioritized in the
rc_buffer for a better system performance.
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